We assume that the gate voltage is a ramp function which begins to fall at time O from the high value V~toward the low value V~at a falling rate U VG= VH-Ut.
Under the condition ldV~/dtl >> du~/dtll, (8) we notice that the switch-induced error voltage of an NMOS switch is negative, In the following discussion we will focus on the absolute value of this error voltage and denote it as Udw.
A. Dependence on Gate Voltage Falling Rate
Error voltage ud~is plotted against the gate voltage falling rate ranging from 104 V" S-l to 1011 V" s-l for four signal voltage levels, O, 1, 2, and 3 V in Fig. 3 . In the case of slow falling rate, most of the channel charges return to the source when the switch is on, and the error voltage is priniarily due to the clock feedthrough of the gate-drain overlap capacitance after the switch is turned off. At a very slow fding rate, U& saturates at ( 1"~+ VT -VL ) CO1 /CL, as can be seen from (9). In the case of fast falling rate, nearly one half of the channel charges are deposited in the storage capacitor and ud~saturates at VH~(CO1 + C.X/2)/CL + (VS + V* -VL)CO1/CL as can be seen from (10) 8. The close correspondence between the analytical analysis and the computer simulation is evident. The error voltage is plotted against the gate voltage falling rate for both the analytical and simulation results in Fig. 9 . The agreement is excellent. Error voltages from both analytical and computer simulated results are shown in Fig, 7 , Computer simulated result is shown in Fig. 7 together with the analytical result for the circuit schematic of Fig. 6 . They match very well, Two other curves of simulated results in Fig. 7 correspond to the case where source capacitance exists in parallel with source resistance, The existence of the source capacitor compensates the effect of source resistance and inhibits the error voltage from increasing too much. The larger the capacitance is, the more the compensation effect will be.
A charge controlled model is used in the SPICE simulation by specifying the XQC parameter a value smaller than The analytical model presented in this paper has no hidden error to the extent that its underlying assumptions, which are easily identified, are valid.
V.
EXPERIMENTAL WSULTS Experimental transistors
for the MOS switch were dlesigned and fabricated using a local oxidation polysilicon gate CMOS process. The transistor parameters are listed in Table I . The stray capacitance between the probes of a on-wafer testing station is quite large when the probes are close to each other. We put the transistors inside a 24-pin package to reduce such interprobe capacitance. A precision capacitance meter is employed to determine the effective storage capacitance CL existing at the drain end. The measured value was 24.5 pF. Fig. 10 
Hence we obtain the desired expression c~%=-'u~+(col++)% '-i~+(cl++)% 'A8) Expression (A8) may be interpreted with a equivalent lumped circuit as shown in Fig. 2(a) . It is trivial to show [1]
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